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The printed circuit board (PCB) design community has a desperate need to establish 
a robust, automated process that enables the use of customized via and pin definitions for 
enhanced signal performance in current and next generation 56/112/224 gigabit per second 
(Gbps) designs.  Presented herein is a robust, automated process (and tool) to enable the 
design, implementation, management, and verification of customized via and pin 
definitions for a variety of PCB designs. In particular, a spreadsheet format is defined to 
provide the exact details of each transition designed for a PCB. A software tool provides 
for the ability to modify a family of base transitions, create a family of custom pad 
definitions for every layer, and manage those pad definitions within the PCB. 
DETAILED DESCRIPTION 
As noted, there is a need to establish a robust, automated process that enables the 
use of customized via and pin definitions for enhanced signal performance in current and 
next generation 56/112/224G designs. It is desirable that such a process can be applied to 
any large PCB in order to create, incorporate, maintain, update, and validate customized 
definitions that may include integrating non-functional pads, specialized anti-pad sizes, 
and multi-level backdrilling for optimal signal integrity (SI). 
Current PCB design processes involve utilizing manual Electrical Computer Aided 
Design (ECAD) tools.  For example, each padstack is created manually for each specific 
layer, net type, via pitch, and backdrill direction. The padstacks then have to be swapped 
out by an ECAD engineer for the specific signal layer in which they are incorporated and 
must be checked manually in the PCB and output Gerber files.  If a routing layer is changed, 
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there is no efficient way to remove and replace these padstacks with a correct padstack. In 
addition, there is no way to verify the accuracy of custom padstacks implemented for a 
design.   
Thus, the current PCB design process is manually intensive, extremely difficult, 
and error prone to implement.  In some instances, the process can take several weeks to 
complete for a given PCB design. Next generation designs will be even more difficult and 
time consuming as the number/speed of high-speed links continue to grow for such designs. 
As complex PCB structures are critical to next generation products operating at 
speeds of 112/224 Gbps, it will be instrumental to provide a method to create, manage, 
implement, and verify next generation products. 
This proposal provides a robust, automated process and tool to enable the design, 
implementation, management, and verification of customized via and pin definitions for a 
variety of PCB designs.  The process/tool can accommodate specific shapes on pads at via 
and pin locations on plane layers in order to tune high-speed signal transitions for improved 
signal quality. Further, very fast rise time time-domain reflectometer (TDR) plots of via 
simulations can be utilized to optimize each layer section for its impedance, return loss, 
and insertion loss by adding shapes and voids. 
For this proposal, a standardized input in the form of a spreadsheet is defined based 
on the nets for a PCB design.  The spreadsheet defines via/pin customization requirements 
per hole size, backdrill side, and function, such as thru via or layer transition via. Various 
transition complexities can be considered for different designs.  For example, individual 
transitions can be designed for every layer entrance and exit combination for each base via 
corresponding to specific net types, impedances, and drill sizes.  The spreadsheet may 
further define unique shapes on every layer for tuning pads, specific anti-pad shapes and 
sizes for every layer in the transition, and/or specific anti-pad shapes and sizes for every 
layer in the stub region to optimize backdrilling performance.  An example spreadsheet 
that can be utilized to provide the various input information is illustrated in Figure 1, below.   
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Varying levels of transition complexity may result in 100-200 via definitions in 
which each via definition can be customized for the number of layers in a design.  This can 
result in 1000-2000 layer specific vias in complex designs (e.g., ~10x). 
Figure 2, below, illustrates example details associated with the automated process 































As illustrated in Figure 2, the automated padstack creation process involves 
inputting a standardized SI spreadsheet and base via definitions in which via definitions 
can be provided for each via size and impedance utilized for a corresponding design.  The 
automated tool can export base via information from a PCB design database that typically 
includes 15 or more base via types. 
The SI spreadsheet and base via information are loaded, and each base via is used 
to generate custom vias by modifying the base via for each specific routing and breakout 
layer in the stackup.  This process can be repeated for every base via/pin, hole size, 
impedance requirement, and via spacing to ensure that all combinations are considered for 
the design.  For a typical 16 signal layer design with 20 base via types, this results in ~300 
custom via/pin/transitions with approximately 20,000 instances of custom pads in a single 
design.  A specific naming convention is established to allow easy identification and layer 
matching for each customization. Once a family of custom transitions is created, the 
automated tool replaces the transitions based on design routing (e.g., replacing a padstack 
for routing on a layer with a custom designed pad for that layer and impedance type).  
Standardized base padstacks (created using a PCB design tool) can be used for all vias and 
pins prior to customization such that a PCB can be designed and routed using the base 
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padstacks.  After routing is complete, base padstacks can be automatically replaced with 
custom padstacks using a custom code base that can be provided for the PCB design tool.  
The automated tool presented herein, which provides for the automated 
replacement and ongoing management of padstack customizations may include various 
functions and features.  For example, the tool provides for the ability to build padstacks 
from standardized spreadsheet inputs.  Further, the tool provides for constraint driven 
swaps of via/pin padstacks with customized layer specific padstacks. Moreover, the 
automated tool provides for the ability to restore custom vias/pins to a base via definition 
and reprocess, if needed, which can help to ensure that padstacks are correct if design 
routing is modified. This allows designs to be developed that can meet different 
manufacturing or SI requirements. 
 Additionally, Quality Assurance (QA) functionality can be provided to facilitate 
validation of customized designs.  For example, Design Rule Checking (DRC) errors can 
be reported for missing or misplaced padstacks with the ability to provide hyperlinks to 
XY locations on a PCB for corresponding errors.  Finally, the tool provides functionality 
to restore original base padstacks for reprocessing predicated on design requirements over 
the life of a PCB. 
In summary, a robust, automated process and tool are provided that can enable the 
design, implementation, management, and verification of customized via and pin 
definitions for different PCB designs. A standardized spreadsheet can identify the details 
of different transitions and a software tool is provided to modify a family of base transitions 
and create a family of custom pad definitions for every layer.  Further, the tool provides 
ongoing verification, reporting, and the capability to remove all of the custom pads and 
restore a design to its original state. Thus, software tool is provided to analyze a fabout 
package in order to determine a correct custom padstack implementation. 
5 6595 6
Scott et al.: AUTOMATION TECHNIQUES TO CUSTOMIZE VIA/PIN PRINTED CIRCUIT BOARD
Published by Technical Disclosure Commons, 2021
